Hardware

CPU

Wait state

Bus

Wishbone

It's intended to let ports of an IC communicate with each other and as "logic bus" so it specifies only signals, clock cycles and high/low levels.

SIM